Onlano
Python DevelopmentOnsite

Senior EDA Engineer

Cloud Security Web - Company

Bangalore, Karnataka, ๐Ÿ‡ฎ๐Ÿ‡ณ IndiaFull-time - Senior (4-7 years)0 applicantsCloses Jun 14, 2026

Salary

CHECK DESCRIPTION

Apply for this job

Job description

Role overview

Cloud Security Web seeks a Senior EDA Engineer to design and optimize analog/mixed-signal circuits using industry-standard tools. This role focuses on automation, library management, and custom tool development for semiconductor design workflows.

Responsibilities

  • Develop and maintain parametric device libraries using Cadence CDF files
  • Automate design processes via SKILL scripting in schematic/layout environments
  • Implement OpenAccess database API integrations with C++/Python/Tcl
  • Collaborate with cross-functional teams to optimize EDA toolchains
  • Troubleshoot complex design flow issues and implement performance improvements

Requirements

  • 3-10 years in Cadence Virtuoso design environments
  • Expertise in SKILL scripting for automation
  • OpenAccess API development experience with multiple languages
  • Strong problem-solving skills in EDA workflows
  • BSEE/MSEE with emphasis on analog/mixed-signal design

Benefits

  • Competitive compensation package
  • Opportunities for technical leadership growth
  • Collaborative R&D environment
  • Cutting-edge semiconductor tool access

Responsibilities

  • Develop and maintain parametric device libraries using Cadence CDF files
  • Automate design processes via SKILL scripting in schematic/layout environments
  • Implement OpenAccess database API integrations with C++/Python/Tcl
  • Collaborate with cross-functional teams to optimize EDA toolchains
  • Troubleshoot complex design flow issues and implement performance improvements

Requirements

  • 3-10 years in Cadence Virtuoso design environments
  • Expertise in SKILL scripting for automation
  • OpenAccess API development experience with multiple languages
  • Strong problem-solving skills in EDA workflows
  • BSEE/MSEE with emphasis on analog/mixed-signal design

Benefits

  • Competitive compensation package
  • Opportunities for technical leadership growth
  • Collaborative R&D environment
  • Cutting-edge semiconductor tool access

Keywords

Cadence VirtuosoSKILL scriptingOpenAccess APICDF filesEDA toolsC++PythonTclParametric librariesAnalog design